The main routes of the high-level synthesisof the VLSI gated descriptions are considered. The project verification problems on the functional level, inherent in traditional methods of design are defined. The basic provisions of the developed architecture-independent technology for VLSI representation on the basis of the functional-flow paradigm of parallel programming are presented. The approach to the project formal verification in the high level synthesis is offered.